Naresh Patre
Ansys Employee

Hi farnazhd66

Thanks for sending the file. I checked it and noticed that the faces on which current and voltage are defined are adjacent to each other which is not allowed. One workaround is to split the input current faces near the output location as shown below.