TAGGED: interconnect, simulation
-
-
February 18, 2021 at 1:43 pm
leej
SubscriberHi,
I'm running into issues with different results from the output signal "sample" and "block" mode simulations. I took the standard "qpsk_qam_transceiver.icp" example, subtracted the PDs, and looked at the constellation diagrams.
In the attached picture, you can see the differences, which are quite significant. I am seeing that if I increase the "samples per bit" in sample mode, the results start to be more alike, but still not exactly the same. The "samples per bit" setting in block mode don't really matter for the results. I prefer to use block-based simulation mode and lower number of samples per bit for the speed of the simulations, but am sceptical of the results obtained. Can you explain in more details what exactly is causing the differences and how can I improve the block mode simulation to make it more realistic?
Thanks!
February 18, 2021 at 8:48 pmKyle
Ansys EmployeenI think Block mode should work well for a unidirectional circuit like this. I'm not sure exactly what is causing the differences between these results, however. It's a bit difficult to compare the constellation diagrams, can you please share the oscilloscope results? I think these results would give a better idea of what's going on in the circuit.nFebruary 19, 2021 at 11:10 amFebruary 19, 2021 at 11:12 amFebruary 22, 2021 at 8:55 pmKyle
Ansys EmployeeHello Array,nIt looks like the block and sample oscilloscope results are fairly similar, so the issue is likely with how the VSA and eye diagram analyzers are processing the data. In particular it looks like the timing is off for the sample mode results. It might help to add the outputs of the symbol mapper as reference signals to the VSA and eye diagram analyzers. This will allow for automatic delay compensation of the input signal. You can enable the reference signal input for the analyzers by setting their signal reference input property to true. Please try that and let me know if it helps. nViewing 4 reply threads- You must be logged in to reply to this topic.
Ansys Innovation SpaceBoost Ansys Fluent Simulations with AWS
Computational Fluid Dynamics (CFD) helps engineers design products in which the flow of fluid components is a significant challenge. These different use cases often require large complex models to solve on a traditional workstation. Click here to join this event to learn how to leverage Ansys Fluids on the cloud, thanks to Ansys Gateway powered by AWS.
Earth Rescue – An Ansys Online Series
The climate crisis is here. But so is the human ingenuity to fight it. Earth Rescue reveals what visionary companies are doing today to engineer radical new ideas in the fight against climate change. Click here to watch the first episode.
Ansys Blog
Subscribe to the Ansys Blog to get great new content about the power of simulation delivered right to your email on a weekly basis. With content from Ansys experts, partners and customers you will learn about product development advances, thought leadership and trends and tips to better use Ansys tools. Sign up here.
Trending discussions- Why am I getting “process exited without calling finalize”, and how do I fix it?
- “Import optical generation” or “delta generation rate”?
- Error: addfdtd is not a valid function or a variable name
- Error on Lumerical device
- Using a license file on a new license server
- Ansys Insight: Transmission results greater than one
- Ansys Insight: Diverging Simulations
- Finding your Ansys (or Lumerical) account number
- Is there a Lumerical script command to output the Simulation and Memory requirements?
- Ansys Insight: Why my simulation result is different from published paper or experiment?
Top Contributors-
5204
-
3281
-
2459
-
1308
-
970
Top Rated Tags© 2023 Copyright ANSYS, Inc. All rights reserved.
Ansys does not support the usage of unauthorized Ansys software. Please visit www.ansys.com to obtain an official distribution.
-